Skip to content

fix(sstc): menvcfg.stce shouldn't control an attempt to access vstimecmp#6129

Draft
wissygh wants to merge 2 commits into
kunminghu-v2from
fix-sstc-260624
Draft

fix(sstc): menvcfg.stce shouldn't control an attempt to access vstimecmp#6129
wissygh wants to merge 2 commits into
kunminghu-v2from
fix-sstc-260624

Conversation

@wissygh

@wissygh wissygh commented Jun 24, 2026

Copy link
Copy Markdown
Contributor
  • When menvcfg.STCE is zero, an attempt to access stimecmp when non-Mmode raises II.
  • When henvcfg.STCE is zero, an attempt to access stimecmp (really vstimecmp) when V=1 raises VI.

wissygh added 2 commits June 24, 2026 17:15
 * When menvcfg.STCE is zero, an attempt to access stimecmp when non-Mmode raises II.
 * When henvcfg.STCE is zero, an attempt to access stimecmp (really vstimecmp) when V=1 raises VI.
@github-actions github-actions Bot added module: backend Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan module: tool non-RTL tools like difftest, gsim, XSpdb, Makefiles, scripts, CI/CD, etc. topic: functionality To introduce new function, e.g. new isa extensions, new components, bug fixes... note: submodule bump (PR) For maintainer: this bumps submodule, merge carefully labels Jun 24, 2026
@wissygh wissygh changed the title fix(sstc): menvcfg.sstc shouldn't control an attempt to access vstimecmp fix(sstc): menvcfg.stce shouldn't control an attempt to access vstimecmp Jun 29, 2026
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

module: backend Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan module: tool non-RTL tools like difftest, gsim, XSpdb, Makefiles, scripts, CI/CD, etc. note: submodule bump (PR) For maintainer: this bumps submodule, merge carefully topic: functionality To introduce new function, e.g. new isa extensions, new components, bug fixes...

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants