Skip to content

fix(aia): mstateen0.AIA shouldn't have effect on attempts in VS-mode to access sireg#6125

Draft
wissygh wants to merge 2 commits into
kunminghu-v2from
fix-aia-260624
Draft

fix(aia): mstateen0.AIA shouldn't have effect on attempts in VS-mode to access sireg#6125
wissygh wants to merge 2 commits into
kunminghu-v2from
fix-aia-260624

Conversation

@wissygh

@wissygh wissygh commented Jun 24, 2026

Copy link
Copy Markdown
Contributor
  • The AIA bit controls access to AIA CSRs siph, sieh, stopi, hidelegh, hvien/hvienh, hviph, hvictl, hviprio1/hviprio1h, hviprio2/hviprio2h, vsiph, vsieh, and vstopi, as well as to the supervisor level interrupt priorities accessed through siselect + sireg (the iprio array of Section 5.4.1)
  • mstateen0.AIA have no effect on attempts in VS-mode to access sireg when vsiselect has a value in the range 0x30-0x3F. So for {V=1, vsiselect ∈ 0x30–0x3F, CSRIND=1, AIA=0}, the conforming result is a virtual instruction exception.

wissygh added 2 commits June 24, 2026 12:40
…to access sireg

   * The AIA bit controls access to AIA CSRs siph, sieh, stopi, hidelegh, hvien/hvienh, hviph, hvictl, hviprio1/hviprio1h, hviprio2/hviprio2h, vsiph, vsieh, and vstopi, as well as to the supervisor level interrupt priorities accessed through siselect + sireg (the iprio array of Section 5.4.1)
   *  mstateen0.AIA have no effect on attempts in VS-mode to access sireg when vsiselect has a value in the range 0x30-0x3F. So for {V=1, vsiselect ∈ 0x30–0x3F, CSRIND=1, AIA=0}, the conforming result is a virtual instruction exception.
@github-actions github-actions Bot added module: backend Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan module: tool non-RTL tools like difftest, gsim, XSpdb, Makefiles, scripts, CI/CD, etc. topic: functionality To introduce new function, e.g. new isa extensions, new components, bug fixes... note: submodule bump (PR) For maintainer: this bumps submodule, merge carefully labels Jun 24, 2026
@wissygh

wissygh commented Jun 24, 2026

Copy link
Copy Markdown
Contributor Author

#6113

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

module: backend Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan module: tool non-RTL tools like difftest, gsim, XSpdb, Makefiles, scripts, CI/CD, etc. note: submodule bump (PR) For maintainer: this bumps submodule, merge carefully topic: functionality To introduce new function, e.g. new isa extensions, new components, bug fixes...

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant