RISCV-Processor-ASIC

Author: Soham Kapur
Description: This is a basic RISC-V based processor under development. It follows the 32-bit Integer ISA.

Name		Name	Last commit message	Last commit date
Latest commit History 83 Commits
ALU.v		ALU.v
Branch.v		Branch.v
Data_RAM.v		Data_RAM.v
Decode.v		Decode.v
Execute.v		Execute.v
Fetch.v		Fetch.v
Loadstore.v		Loadstore.v
Processor.v		Processor.v
Processor_Compiled.v		Processor_Compiled.v
Prog_Count.v		Prog_Count.v
Prog_Mem.v		Prog_Mem.v
RAM.v		RAM.v
README.md		README.md

Provide feedback