Skip to content

Commit be3c06a

Browse files
authored
perf(LSQ): enlarge default LSQ capacity (#6089)
Increase the default LSQ and SQ capacities in `src/main/scala/xiangshan/Parameters.scala` to reduce queue pressure under higher memory-level parallelism. Raise `VirtualLoadQueueSize` and `LoadQueueReplaySize` from 72 to 120, `LoadQueueRARSize` from 72 to 96, `LoadQueueRAWSize` from 32 to 56, and `StoreQueueSize` from 56 to 64. This change only updates the default queue size parameters and is expected to improve performance by allowing more in-flight memory operations.
1 parent 90f0eb8 commit be3c06a

1 file changed

Lines changed: 5 additions & 5 deletions

File tree

src/main/scala/xiangshan/Parameters.scala

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -101,14 +101,14 @@ case class XSCoreParameters
101101
V0_IDX: Int = 0,
102102
Vl_IDX: Int = 0,
103103
NRPhyRegs: Int = 192,
104-
VirtualLoadQueueSize: Int = 72,
105-
LoadQueueRARSize: Int = 72,
106-
LoadQueueRAWSize: Int = 32, // NOTE: make sure that LoadQueueRAWSize is power of 2.
104+
VirtualLoadQueueSize: Int = 120,
105+
LoadQueueRARSize: Int = 96,
106+
LoadQueueRAWSize: Int = 56, // NOTE: make sure that LoadQueueRAWSize is power of 2.
107107
RollbackGroupSize: Int = 8,
108-
LoadQueueReplaySize: Int = 72,
108+
LoadQueueReplaySize: Int = 120,
109109
LoadUncacheBufferSize: Int = 16,
110110
LoadQueueNWriteBanks: Int = 8, // NOTE: make sure that LoadQueueRARSize/LoadQueueRAWSize is divided by LoadQueueNWriteBanks
111-
StoreQueueSize: Int = 56,
111+
StoreQueueSize: Int = 64,
112112
SQUnalignQueueSize: Int = 2,
113113
StoreQueueNWriteBanks: Int = 8, // NOTE: make sure that StoreQueueSize is divided by StoreQueueNWriteBanks
114114
StoreQueueForwardWithMask: Boolean = true,

0 commit comments

Comments
 (0)