-
Notifications
You must be signed in to change notification settings - Fork 76
Pull requests: OpenXiangShan/GEM5
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
arch-riscv: calibrate RVV split rulses
rvv
#929
opened Jun 29, 2026 by
jueshiwenli
Collaborator
Loading…
configs: Tune ideal KMHv3 params align with RTL
perf
#924
opened Jun 29, 2026 by
happy-lx
Contributor
Loading…
Move MBTB and BTBTAGE to S0 for Evaluation
do not merge
perf
#917
opened Jun 19, 2026 by
Yakkhini
Collaborator
Loading…
[WIP] cpu: Save selective oracle replay experiment
#899
opened Jun 8, 2026 by
jensen-yan
Collaborator
•
Draft
[codex] Refactor BTB branch and prediction payloads
#895
opened Jun 3, 2026 by
jensen-yan
Collaborator
•
Draft
configs: Disable MGSC for SC benefit ablation
#883
opened Jun 1, 2026 by
jensen-yan
Collaborator
•
Draft
matrix: Add O3 path and detailed CUTE backend for XSAI GEMM
#864
opened May 26, 2026 by
sada22222
Collaborator
Loading…
cpu: Add imHist-assisted MGSC IMLI path
do not merge
#851
opened May 7, 2026 by
jensen-yan
Collaborator
Loading…
arch-riscv: Add rvv calibration note[skip ci]
#850
opened May 7, 2026 by
jueshiwenli
Collaborator
Loading…
arch-riscv: Add an assert for vector splitting.
rvv
#840
opened Apr 22, 2026 by
jueshiwenli
Collaborator
Loading…
[codex] Enable MBTB VC16 and approximate dense-block interflush
#826
opened Apr 13, 2026 by
jensen-yan
Collaborator
•
Draft
Refs/heads/tage size align repeat index fill align
#824
opened Apr 13, 2026 by
CaoJiaming776
Member
Loading…
cpu,arch-riscv,cpu-o3,bpu: align control-PC semantics, fetch coverage, and owner migration
perf
#805
opened Mar 22, 2026 by
Lingrui98
Contributor
Loading…
Previous Next
ProTip!
Mix and match filters to narrow down what you’re looking for.