Skip to content
View 32FedorovAlexey's full-sized avatar

Block or report 32FedorovAlexey

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. line line Public

    Implementation of the Brezenham algorithm on systemverilog

    SystemVerilog 1

  2. WIFI-Lock WIFI-Lock Public

  3. Smog-motion Smog-motion Public

  4. csv2svg csv2svg Public

    C

  5. sin_cos sin_cos Public

    generation of sin & cos on FPGA

    SystemVerilog

  6. testbench3_8 testbench3_8 Public

    My testbench variant for task 3 is 8_float_discriminant synth_school

    SystemVerilog