Skip to content

[earlgrey/verilator] Auto-generate Verilator chiplevel #33942

[earlgrey/verilator] Auto-generate Verilator chiplevel

[earlgrey/verilator] Auto-generate Verilator chiplevel #33942

Triggered via pull request June 25, 2026 11:24
@glaserfglaserf
synchronize #30430
Status Failure
Total duration 28s
Artifacts

pr_change_check.yml

on: pull_request_target
check-changes
22s
check-changes
Fit to window
Zoom out
Zoom in

Annotations

1 error
check-changes
Process completed with exit code 1.