Skip to content

Commit 503f392

Browse files
hom-wanghom-wang
committed
Add SIMU_ApplicationSTD_kSerial 01/28
1 parent a06e3dc commit 503f392

135 files changed

Lines changed: 109303 additions & 0 deletions

File tree

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

‎Software/SIMU_ApplicationSTD_kSerial/Libraries/CMSIS/CMSIS_END_USER_LICENCE_AGREEMENT.pdf‎

169 KB
Binary file not shown.

‎Software/SIMU_ApplicationSTD_kSerial/Libraries/CMSIS/DSP_Lib/license.txt‎

Lines changed: 28 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,28 @@
1+
All files contained in the folders "CMSIS\DSP-Lib\Source" and "CMSIS\DSP-Lib\Examples"
2+
are guided by the following license:
3+
4+
Copyright (C) 2009-2015 ARM Limited.
5+
All rights reserved.
6+
7+
Redistribution and use in source and binary forms, with or without
8+
modification, are permitted provided that the following conditions are met:
9+
- Redistributions of source code must retain the above copyright
10+
notice, this list of conditions and the following disclaimer.
11+
- Redistributions in binary form must reproduce the above copyright
12+
notice, this list of conditions and the following disclaimer in the
13+
documentation and/or other materials provided with the distribution.
14+
- Neither the name of ARM nor the names of its contributors may be used
15+
to endorse or promote products derived from this software without
16+
specific prior written permission.
17+
18+
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
19+
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20+
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21+
ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
22+
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
23+
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
24+
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
25+
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
26+
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
27+
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
28+
POSSIBILITY OF SUCH DAMAGE.

‎Software/SIMU_ApplicationSTD_kSerial/Libraries/CMSIS/Device/Release_Notes.html‎

Lines changed: 232 additions & 0 deletions
Large diffs are not rendered by default.

‎Software/SIMU_ApplicationSTD_kSerial/Libraries/CMSIS/Device/startup_stm32f412xg.s‎

Lines changed: 449 additions & 0 deletions
Large diffs are not rendered by default.

‎Software/SIMU_ApplicationSTD_kSerial/Libraries/CMSIS/Device/stm32f412rx.h‎

Lines changed: 7393 additions & 0 deletions
Large diffs are not rendered by default.

‎Software/SIMU_ApplicationSTD_kSerial/Libraries/CMSIS/Device/stm32f4xx.h‎

Lines changed: 12070 additions & 0 deletions
Large diffs are not rendered by default.

‎Software/SIMU_ApplicationSTD_kSerial/Libraries/CMSIS/Device/system_stm32f4xx.c‎

Lines changed: 1499 additions & 0 deletions
Large diffs are not rendered by default.

‎Software/SIMU_ApplicationSTD_kSerial/Libraries/CMSIS/Device/system_stm32f4xx.h‎

Lines changed: 105 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,105 @@
1+
/**
2+
******************************************************************************
3+
* @file system_stm32f4xx.h
4+
* @author MCD Application Team
5+
* @version V1.8.0
6+
* @date 09-November-2016
7+
* @brief CMSIS Cortex-M4 Device System Source File for STM32F4xx devices.
8+
******************************************************************************
9+
* @attention
10+
*
11+
* <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
12+
*
13+
* Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
14+
* You may not use this file except in compliance with the License.
15+
* You may obtain a copy of the License at:
16+
*
17+
* http://www.st.com/software_license_agreement_liberty_v2
18+
*
19+
* Unless required by applicable law or agreed to in writing, software
20+
* distributed under the License is distributed on an "AS IS" BASIS,
21+
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
22+
* See the License for the specific language governing permissions and
23+
* limitations under the License.
24+
*
25+
******************************************************************************
26+
*/
27+
28+
/** @addtogroup CMSIS
29+
* @{
30+
*/
31+
32+
/** @addtogroup stm32f4xx_system
33+
* @{
34+
*/
35+
36+
/**
37+
* @brief Define to prevent recursive inclusion
38+
*/
39+
#ifndef __SYSTEM_STM32F4XX_H
40+
#define __SYSTEM_STM32F4XX_H
41+
42+
#ifdef __cplusplus
43+
extern "C" {
44+
#endif
45+
46+
/** @addtogroup STM32F4xx_System_Includes
47+
* @{
48+
*/
49+
50+
/**
51+
* @}
52+
*/
53+
54+
55+
/** @addtogroup STM32F4xx_System_Exported_types
56+
* @{
57+
*/
58+
59+
extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */
60+
61+
62+
/**
63+
* @}
64+
*/
65+
66+
/** @addtogroup STM32F4xx_System_Exported_Constants
67+
* @{
68+
*/
69+
70+
/**
71+
* @}
72+
*/
73+
74+
/** @addtogroup STM32F4xx_System_Exported_Macros
75+
* @{
76+
*/
77+
78+
/**
79+
* @}
80+
*/
81+
82+
/** @addtogroup STM32F4xx_System_Exported_Functions
83+
* @{
84+
*/
85+
86+
extern void SystemInit(void);
87+
extern void SystemCoreClockUpdate(void);
88+
/**
89+
* @}
90+
*/
91+
92+
#ifdef __cplusplus
93+
}
94+
#endif
95+
96+
#endif /*__SYSTEM_STM32F4XX_H */
97+
98+
/**
99+
* @}
100+
*/
101+
102+
/**
103+
* @}
104+
*/
105+
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

‎Software/SIMU_ApplicationSTD_kSerial/Libraries/CMSIS/Include/arm_common_tables.h‎

Lines changed: 136 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,136 @@
1+
/* ----------------------------------------------------------------------
2+
* Copyright (C) 2010-2014 ARM Limited. All rights reserved.
3+
*
4+
* $Date: 19. March 2015
5+
* $Revision: V.1.4.5
6+
*
7+
* Project: CMSIS DSP Library
8+
* Title: arm_common_tables.h
9+
*
10+
* Description: This file has extern declaration for common tables like Bitreverse, reciprocal etc which are used across different functions
11+
*
12+
* Target Processor: Cortex-M4/Cortex-M3
13+
*
14+
* Redistribution and use in source and binary forms, with or without
15+
* modification, are permitted provided that the following conditions
16+
* are met:
17+
* - Redistributions of source code must retain the above copyright
18+
* notice, this list of conditions and the following disclaimer.
19+
* - Redistributions in binary form must reproduce the above copyright
20+
* notice, this list of conditions and the following disclaimer in
21+
* the documentation and/or other materials provided with the
22+
* distribution.
23+
* - Neither the name of ARM LIMITED nor the names of its contributors
24+
* may be used to endorse or promote products derived from this
25+
* software without specific prior written permission.
26+
*
27+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
30+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
31+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
32+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
33+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
34+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
35+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
36+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
37+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
38+
* POSSIBILITY OF SUCH DAMAGE.
39+
* -------------------------------------------------------------------- */
40+
41+
#ifndef _ARM_COMMON_TABLES_H
42+
#define _ARM_COMMON_TABLES_H
43+
44+
#include "arm_math.h"
45+
46+
extern const uint16_t armBitRevTable[1024];
47+
extern const q15_t armRecipTableQ15[64];
48+
extern const q31_t armRecipTableQ31[64];
49+
//extern const q31_t realCoefAQ31[1024];
50+
//extern const q31_t realCoefBQ31[1024];
51+
extern const float32_t twiddleCoef_16[32];
52+
extern const float32_t twiddleCoef_32[64];
53+
extern const float32_t twiddleCoef_64[128];
54+
extern const float32_t twiddleCoef_128[256];
55+
extern const float32_t twiddleCoef_256[512];
56+
extern const float32_t twiddleCoef_512[1024];
57+
extern const float32_t twiddleCoef_1024[2048];
58+
extern const float32_t twiddleCoef_2048[4096];
59+
extern const float32_t twiddleCoef_4096[8192];
60+
#define twiddleCoef twiddleCoef_4096
61+
extern const q31_t twiddleCoef_16_q31[24];
62+
extern const q31_t twiddleCoef_32_q31[48];
63+
extern const q31_t twiddleCoef_64_q31[96];
64+
extern const q31_t twiddleCoef_128_q31[192];
65+
extern const q31_t twiddleCoef_256_q31[384];
66+
extern const q31_t twiddleCoef_512_q31[768];
67+
extern const q31_t twiddleCoef_1024_q31[1536];
68+
extern const q31_t twiddleCoef_2048_q31[3072];
69+
extern const q31_t twiddleCoef_4096_q31[6144];
70+
extern const q15_t twiddleCoef_16_q15[24];
71+
extern const q15_t twiddleCoef_32_q15[48];
72+
extern const q15_t twiddleCoef_64_q15[96];
73+
extern const q15_t twiddleCoef_128_q15[192];
74+
extern const q15_t twiddleCoef_256_q15[384];
75+
extern const q15_t twiddleCoef_512_q15[768];
76+
extern const q15_t twiddleCoef_1024_q15[1536];
77+
extern const q15_t twiddleCoef_2048_q15[3072];
78+
extern const q15_t twiddleCoef_4096_q15[6144];
79+
extern const float32_t twiddleCoef_rfft_32[32];
80+
extern const float32_t twiddleCoef_rfft_64[64];
81+
extern const float32_t twiddleCoef_rfft_128[128];
82+
extern const float32_t twiddleCoef_rfft_256[256];
83+
extern const float32_t twiddleCoef_rfft_512[512];
84+
extern const float32_t twiddleCoef_rfft_1024[1024];
85+
extern const float32_t twiddleCoef_rfft_2048[2048];
86+
extern const float32_t twiddleCoef_rfft_4096[4096];
87+
88+
89+
/* floating-point bit reversal tables */
90+
#define ARMBITREVINDEXTABLE__16_TABLE_LENGTH ((uint16_t)20 )
91+
#define ARMBITREVINDEXTABLE__32_TABLE_LENGTH ((uint16_t)48 )
92+
#define ARMBITREVINDEXTABLE__64_TABLE_LENGTH ((uint16_t)56 )
93+
#define ARMBITREVINDEXTABLE_128_TABLE_LENGTH ((uint16_t)208 )
94+
#define ARMBITREVINDEXTABLE_256_TABLE_LENGTH ((uint16_t)440 )
95+
#define ARMBITREVINDEXTABLE_512_TABLE_LENGTH ((uint16_t)448 )
96+
#define ARMBITREVINDEXTABLE1024_TABLE_LENGTH ((uint16_t)1800)
97+
#define ARMBITREVINDEXTABLE2048_TABLE_LENGTH ((uint16_t)3808)
98+
#define ARMBITREVINDEXTABLE4096_TABLE_LENGTH ((uint16_t)4032)
99+
100+
extern const uint16_t armBitRevIndexTable16[ARMBITREVINDEXTABLE__16_TABLE_LENGTH];
101+
extern const uint16_t armBitRevIndexTable32[ARMBITREVINDEXTABLE__32_TABLE_LENGTH];
102+
extern const uint16_t armBitRevIndexTable64[ARMBITREVINDEXTABLE__64_TABLE_LENGTH];
103+
extern const uint16_t armBitRevIndexTable128[ARMBITREVINDEXTABLE_128_TABLE_LENGTH];
104+
extern const uint16_t armBitRevIndexTable256[ARMBITREVINDEXTABLE_256_TABLE_LENGTH];
105+
extern const uint16_t armBitRevIndexTable512[ARMBITREVINDEXTABLE_512_TABLE_LENGTH];
106+
extern const uint16_t armBitRevIndexTable1024[ARMBITREVINDEXTABLE1024_TABLE_LENGTH];
107+
extern const uint16_t armBitRevIndexTable2048[ARMBITREVINDEXTABLE2048_TABLE_LENGTH];
108+
extern const uint16_t armBitRevIndexTable4096[ARMBITREVINDEXTABLE4096_TABLE_LENGTH];
109+
110+
/* fixed-point bit reversal tables */
111+
#define ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH ((uint16_t)12 )
112+
#define ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH ((uint16_t)24 )
113+
#define ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH ((uint16_t)56 )
114+
#define ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH ((uint16_t)112 )
115+
#define ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH ((uint16_t)240 )
116+
#define ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH ((uint16_t)480 )
117+
#define ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH ((uint16_t)992 )
118+
#define ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH ((uint16_t)1984)
119+
#define ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH ((uint16_t)4032)
120+
121+
extern const uint16_t armBitRevIndexTable_fixed_16[ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH];
122+
extern const uint16_t armBitRevIndexTable_fixed_32[ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH];
123+
extern const uint16_t armBitRevIndexTable_fixed_64[ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH];
124+
extern const uint16_t armBitRevIndexTable_fixed_128[ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH];
125+
extern const uint16_t armBitRevIndexTable_fixed_256[ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH];
126+
extern const uint16_t armBitRevIndexTable_fixed_512[ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH];
127+
extern const uint16_t armBitRevIndexTable_fixed_1024[ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH];
128+
extern const uint16_t armBitRevIndexTable_fixed_2048[ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH];
129+
extern const uint16_t armBitRevIndexTable_fixed_4096[ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH];
130+
131+
/* Tables for Fast Math Sine and Cosine */
132+
extern const float32_t sinTable_f32[FAST_MATH_TABLE_SIZE + 1];
133+
extern const q31_t sinTable_q31[FAST_MATH_TABLE_SIZE + 1];
134+
extern const q15_t sinTable_q15[FAST_MATH_TABLE_SIZE + 1];
135+
136+
#endif /* ARM_COMMON_TABLES_H */

‎Software/SIMU_ApplicationSTD_kSerial/Libraries/CMSIS/Include/arm_const_structs.h‎

Lines changed: 79 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,79 @@
1+
/* ----------------------------------------------------------------------
2+
* Copyright (C) 2010-2014 ARM Limited. All rights reserved.
3+
*
4+
* $Date: 19. March 2015
5+
* $Revision: V.1.4.5
6+
*
7+
* Project: CMSIS DSP Library
8+
* Title: arm_const_structs.h
9+
*
10+
* Description: This file has constant structs that are initialized for
11+
* user convenience. For example, some can be given as
12+
* arguments to the arm_cfft_f32() function.
13+
*
14+
* Target Processor: Cortex-M4/Cortex-M3
15+
*
16+
* Redistribution and use in source and binary forms, with or without
17+
* modification, are permitted provided that the following conditions
18+
* are met:
19+
* - Redistributions of source code must retain the above copyright
20+
* notice, this list of conditions and the following disclaimer.
21+
* - Redistributions in binary form must reproduce the above copyright
22+
* notice, this list of conditions and the following disclaimer in
23+
* the documentation and/or other materials provided with the
24+
* distribution.
25+
* - Neither the name of ARM LIMITED nor the names of its contributors
26+
* may be used to endorse or promote products derived from this
27+
* software without specific prior written permission.
28+
*
29+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
30+
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
31+
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
32+
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
33+
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
34+
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
35+
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
36+
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
37+
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
38+
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
39+
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
40+
* POSSIBILITY OF SUCH DAMAGE.
41+
* -------------------------------------------------------------------- */
42+
43+
#ifndef _ARM_CONST_STRUCTS_H
44+
#define _ARM_CONST_STRUCTS_H
45+
46+
#include "arm_math.h"
47+
#include "arm_common_tables.h"
48+
49+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len16;
50+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len32;
51+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len64;
52+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len128;
53+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len256;
54+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len512;
55+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024;
56+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048;
57+
extern const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096;
58+
59+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len16;
60+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len32;
61+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len64;
62+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len128;
63+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len256;
64+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len512;
65+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len1024;
66+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len2048;
67+
extern const arm_cfft_instance_q31 arm_cfft_sR_q31_len4096;
68+
69+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len16;
70+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len32;
71+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len64;
72+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len128;
73+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len256;
74+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len512;
75+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len1024;
76+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len2048;
77+
extern const arm_cfft_instance_q15 arm_cfft_sR_q15_len4096;
78+
79+
#endif

0 commit comments

Comments
 (0)